

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/076,456	02/19/2002	Akira Yoshida	NIT-329 9874		
7590 11/24/2003 Mattingly, Stanger & Malur, P.C.			EXAMINER		
			ROSS, JOHN M		
1800 Diagonal Road, Suite 370 Alexandria, VA 22314			ART UNIT	PAPER NUMBER	
•			2188	7	
			DATE MAILED: 11/24/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applic	ation No.	Applicant(s)			
Office Action Summary		10/076		YOSHIDA ET AL.			
	Office Action Summary	Exami		Art Unit			
	The MAIL INC DATE of this community	John N		2188			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status							
1)⊠	Responsive to communication(s) filed on <u>19 February 2002</u> .						
2a) <u></u> ☐	This action is FINAL.	2b)⊠ This action is	s non-final.				
3)□	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Dispositi	on of Claims						
5)□ 6)⊠ 7)□	,						
·	on Papers		•				
9)⊠ The specification is objected to by the Examiner. 10)⊠ The drawing(s) filed on 19 February 2002 is/are: a)□ accepted or b)⊠ objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11)□ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority under 35 U.S.C. §§ 119 and 120							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) □ All b) □ Some * c) ☑ None of: 1. ☑ Certified copies of the priority documents have been received. 2. □ Certified copies of the priority documents have been received in Application No. □							
Attachment(s)							
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 6) Other:							

Page 2

Application/Control Number: 10/076,456

Art Unit: 2188

DETAILED ACTION

Priority

1. Acknowledgment is made of applicant's claim for foreign priority based on an application filed in Japan on 30 October 2001. It is noted, however, that applicant has not filed a certified copy of the 2001-331858 application as required by 35 U.S.C. 119(b).

Drawings

2. Figures 2 and 3 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Specification

3. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

The following title is suggested: Disk Array Controller Comprising a Plurality of Disk Array Controlling Units.

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Application/Control Number: 10/076,456 Page 3

Art Unit: 2188

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

5. Claims 1-3 and 7-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fujimoto (EP 1,132,805 A2).

Application/Control Number: 10/076,456 Page 4

Art Unit: 2188

As in claims 1-3, Fig. 1 of Fujimoto describes a disk array controller comprising:

a plurality of disk array controlling units comprising a channel interface section, a disk interface section connected to a magnetic disk unit and a cache memory section that temporarily stores data as read out of or written into the magnetic disk unit (Figs. 1 and 7, elements 1-1, 11, 12 and 14; column 7, line 58 to column 8, line 14); and

a mutual connection network in connection with the channel interface sections, the disk interface sections and the cache memory sections of the disk array controlling units (Fig. 1, element 220; column 8, lines 5-14);

wherein the cache memory sections perform a transfer of the data with the channel interface sections of the disk array controlling units (Column 8, lines 33-47).

The disk array controller described in Fig. 1 of Fujimoto does not include a host switch interface section connected to a host computer and interfacing with the host switch interface sections of the disk array controlling units as required by claims 1-3.

Fig. 4 of Fujimoto describes a disk array controller comprising a plurality of disk array controlling units, where an interconnection between a host computer and the channel interface section of the disk array controlling units operates as a switch (i.e. host switch interface section) (Fig. 4, element 23; column 3, line 55 to column 4, line 6). Fujimoto teaches that this

Art Unit: 2188

Page 5

configuration allows the operation of the multiple disk array controllers as a single disk array controller (Column 3, line 55 to column 4, line 6).

Regarding claims 1-3, it would have been obvious to one of ordinary skill in the art at the time of invention by applicant to interconnect the host computer and the channel interface sections of the disk array controlling units using a host switch interface as taught in Fig. 4 of Fujimoto, in the system taught in Fig. 1 of Fujimoto, in order to operate the multiple disk array controllers as a single disk array controller as also taught by Fujimoto.

As in claims 2-3, Fujimoto further describes that the host switch interface of Fig. 4 is provided with a map (i.e. management table) that selects a path of the data transfer according to an address as requested by the host computer (Column 3, line 55 to column 4, line 6), where it is readily apparent in Fujimoto that operating multiple disk array controllers as a single disk array controller implies that the host views the disk array as a continuous non-overlapping address space, and the analysis of the access request from the host computer that allows designation of a particular disk array controller is a decoding of the address.

As in claim 3, Fujimoto teaches that the data transfer path selected by the host switch interface of Fig. 4 is a path between the host switch interface section and the channel interface sections of the disk array controlling units (Fig. 4; path connections between elements 23 and 11).

BEST AVAILABLE COPY

į

Art Unit: 2188

Claims 7-9 are rejected using the same rationale as for the rejection of claims 1-3 above, where it is noted that the second mutual connection network recited in claim 7 is intrinsic in the host switch interface of claim 1.

6. Claims 4 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fujimoto and Juxthex
(EP 1,132,805 A2) as applied to claims 2 and 8 above, in view of Fan (US Pub 2002/0054567).

Fujimoto is relied upon for the teachings relative to claims 2 and 8 as above.

Fujimoto does not teach that the management table includes path selection and volume history information, wherein candidates for the data transfer paths respond to an address and the specific path is selected on the basis of the volume history information as required by claims 4 and 10.

Fan teaches a dynamic load balancing method where a link table (i.e. management table) is provided for selecting a link (i.e. path) for data transmission between a switch and a server (Figs. 1 and 8; page 3, paragraph 59; page 6, paragraph 109). Fan teaches that the specific link is selected on the basis of an address by first associating an address with a flow (Fig. 8, step 820; page 6, paragraph 109, lines 5-8 and 27-35), where the flow is associated with a particular link based upon volume history information (Fig. 3; page 4, paragraphs 61-62; Fig. 8, steps 830 and 850; page 6, paragraph 109, lines 8-14; pages 6-7, paragraph 110). Fan teaches that this method effects dynamic load balancing of heterogeneous-speed links (Page 4, paragraph 61, lines 1-3).

Art Unit: 2188

It would have been obvious to one of ordinary skill in the art at the time of invention by applicant to select the path for data transfer in response to an address and based on volume history information using the management table as taught by Fan, in the system made obvious by Fujimoto, in order to effect dynamic load balancing of heterogeneous-speed links as taught by Fan.

7. Claims 5 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fujimoto

end function

(EP 1,132,805 A2) as applied to claims 1 and 7 above, in view of Rakvic (US Pub

2002/0188804).

Fujimoto is relied upon for the teachings relative to claims 1 and 7 as above.

Fujimoto does not teach that one part of the disk array controlling units are provided with higher-speed cache memory sections than those of the other part as required by claims 5 and 11.

Rakvic teaches that a cache may be divided into a number of subcaches and that each subcache may have a different speed at which it operates (Page 2, paragraph 22). The concept of subcaches is analogous to the cache memory sections contained in the disk array controlling units recited in claims 5 and 11 since these caches are mutually connected. Rakvic also teaches that slower subcaches are typically cheaper to produce and that costs may be reduced by using one fast subcache along with other slower caches (Page 2, paragraph 22).

Art Unit: 2188

It would have been obvious to one of ordinary skill in the art at the time of invention by applicant to use caches of different speeds as taught by Rakvic in the system made obvious by Fujimito in order to reduce costs as taught by Rakvic.

8. Claims 6 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fujimoto

(EP 1,132,805 A2) as applied to claims 2 and 8 above, in view of Fan (US Pub 2002/0054567)

and Jantz (US 5,937,428).

Fujimoto is relied upon for the teachings relative to claim 2 and 8 as above.

Fujimoto does not teach that the disk array controlling units include a resource management section that manages an operating ratio of the resources and reports the operating ratio through a report signal to the host switch interface, and a management table including path selection and history information that includes weightings based on the report signal, wherein candidates for the data transfer paths respond to an address and the specific path is selected on the basis of the weighting in the history information as required by claims 6 and 12.

The rationale derived from Fan in the rejection of claims 4 and 10 above is incorporated herein for the teaching of a dynamic load balancing method where a link table (i.e. management table) is provided for selecting a link (i.e. path) for data transmission between a switch and a server, that the specific link is selected on the basis of an address by first associating an address with a flow, where the flow is associated with a particular link based upon volume history information, and that this method effects dynamic load balancing of heterogeneous-speed links.

Page 9

Application/Control Number: 10/076,456

Art Unit: 2188

Jantz teaches a disk array control system comprising a plurality of disk controllers where read access requests are dispatched to the controllers based upon a weight calculated from the previous commands to each controller (i.e. history information) (Fig. 5; column 10, lines 15-30). The weights (i.e. operating ratios) are managed in the controllers (Fig. 5, elements 122 and 132). It is readily apparent that the dispatcher must have access to the weight information through a signal (i.e. a report signal) in order to make a decision as to which controller to dispatch the next read access (Column 10, lines 23-26). Here the dispatcher may be viewed as having the same functionality as the host switch interface. Jantz also teaches that this configuration more accurately balances the I/O load (Column 10, lines 30-36).

It would have been obvious to one of ordinary skill in the art at the time of invention by applicant to select the path for data transfer in response to an address and based on history information using the management table of Fan, to manage an operating ratio of the resources and report the operating ratio through a report signal to the host switch interface as taught by Jantz, and to include in the history information weighting information as the basis for path selection as also taught by Jantz, in the system made obvious by Fujimoto, in order to effect dynamic load balancing of heterogeneous-speed links as taught by Fan and to more accurately balance the I/O load as taught by Jantz.

Art Unit: 2188

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to John M Ross whose telephone number is (703) 305-0706. The examiner can normally be reached on M-F 8:00 AM - 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (703) 306-2903. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

Mano Padmanabhan Supervisory Patent Examiner TC2100

Page 10